Data is fed into the SERIAL IN/PARALLEL OUT shift register bit by bit, in the same way as for the SISO shift register.

However the four bits are all shifted out simultaneously, in parallel, as one word. 

Back to Sequential Logic